I. INTRODUCTION

I
N THE face of an increasing demand for high data rate connectivity and the scarcity of the available frequency spectrum, the last two decades have witnessed the development of many innovations in wireless communication technologies. One example is software-defined radios (SDRs), which can adapt their operating parameters, such as frequency and modulation scheme, by field programmability [2] - [4] .
A common limitation of SDRs is a lack of high-quality programmable/tunable front-end filter, which makes the SDR receiver susceptible to strong interferers from both fixed frequency and other SDR users [5] .
This issue is exacerbated as the wireless communication industry moves to advanced long-time evolution advanced standards. The plethora of allocated frequency bands opens up demand for SDR-based front-end transceivers, and at the same time, highlights the need for low-loss high-selectivity tunable filters. In particular, carrier aggregation (CA), which allows an aggregated higher data rate by simultaneously combining multiple transmit (TX)/receive (RX) carriers, presents new challenges in frontend filtering. Both intraband aggregation (RF channels belong to the same band) and interband aggregation (different bands) are supported in the 3GPP standard [6] . The channels can be adjacent to one another (contiguous) or not (noncontiguous) for intraband aggregation. Suppressing near-by (in frequency) high-power TX signals (blockers) from either its own or near-by (in location) transmitter is necessary to avoid desensitizing the receiver.
To handle large out-of-band (OOB) blockers, various onchip techniques, including current-mode architectures [7] - [12] and mixer-first architectures [13] , [14] , have been reported recently. These techniques translate the baseband low-pass impedance profile into the radio-frequency (RF) carrier frequency and creates an equivalent high-Q bandpass filter (BPF) centered at the local oscillator (LO) frequency. RF BPFs have also been reported based on the similar N-path filtering technique [15] - [18] , which can emulate high-Q LC tank with a tunable center frequency and a constant bandwidth (BW). A frequency-tunable high-Q BPF can be synthesized at the carrier frequency using discrete-time signal processing [19] - [21] .
Even though the aforementioned techniques show promise in handling large OOB blockers, the performance may still be insufficient in CA scenarios, especially when large blockers are located very close to, or even between, the weak desired RF channels. To this end, BPFs with transmission zeros (TZs) located at the blocker frequency may become a necessary solution [22] . This paper presents novel design techniques to create highly selective on-chip N-path tunable filters with adjustable TZs very close to the passband edges. The central idea is to use multiple signal paths with appropriate gain and phase profiles (with respect to frequency) to create interference cancellation at select frequencies. The major advantage of this strategy is the ability to create close-in TZs, e.g., 25 MHz from a 1-GHz center frequency as demonstrated in this paper, with a favorable tradeoff in area, power consumption, and OOB rejection, than simply increasing the BPF filter order.
It is noted that there has been significant research devoted to developing wideband linear low-noise amplifiers (LNAs) to ensure coexistence of the weak received signal with strong blockers [22] , [24] , [25] . Due to smaller supply voltages used in modern CMOS processes and hence the voltage swing limitation at the LNA output, achieving high linearity is still challenging. In addition, due to the power level variations in RF carriers, a shared LNA with a fixed power gain may not present an optimum solution in CA scenarios. The proposed filter design in this paper will be a compliment to high linearity LNA designs by providing significant blocker rejection upfront. In fact, it has been shown in [26] that incorporating a BPF in front of the LNA improves the linearity significantly. Several tunable duplexers have been demonstrated recently [27] , [28] along the same line.
Built upon [1] , this paper, which is an extended version, presents in detail the strategy, considerations, and guidelines for the design of the proposed tunable filter. Besides presenting detailed linearity and noise analysis, we also investigate the impact of nonidealities, such as parasitics and finite switching time, on the filter performance. Finally, the implementation details and measured results of the proposed filter are presented.
II. TRANSMISSION ZERO CREATION MECHANISM
Creating TZs near the passband has been a popular strategy in passive high-frequency filter designs to improve the rejection of close-in interferers (blockers) [29] . More recently, this idea has also been investigated for active filter designs.
Feedforward techniques [30] - [34] or cascading of a BPF and a bandstop filter (BSF) with different center frequencies [35] - [37] have been proposed to suppress transmit (TX) leakage and TX noise in the RX band. In [22] , a TZ is created on one side of the passband using a BPF + BSF cascade in the feedback path. A second TZ can also be obtained by adjusting the clock bias voltage. However, in these architectures, the BW and TZ position are coupled with each other. The passband gain and noise figure (NF) significantly degrade if the TZs are placed close by. For example, in [22] , the closest TZ is a 250-MHz offset from the passband, which is insufficient for CA applications.
A second school of thought is to split the signal into multiple paths and achieve out-of-phase cancellation at select frequencies. For two signals at the same frequency, the criteria is that the two signals should have the same magnitude but differ in phase by an odd multiple of π. This simple idea forms the basis for TZ creation in cross-coupled passive resonator filters [38] and has also given rise to signal-interference-type microwave filters [39] - [41] .
Along this line, it has been proposed that two tunable BPFs with different amplitudes can be subtracted to create two TZs beside the passband [23] . However, the insertion loss degrades due to the subtraction of the two filter gains as illustrated in Fig. 1(a) . 1 Following our previous ideas [1] , [42] , we propose a novel and more effective TZ creation strategy by combining a tunable BPF in parallel with a tunable BSF to satisfy the correct magnitude and phase relationships for the creation of TZs close to the passband [ Fig. 1(b) ]. The choice of using a BSF in the auxiliary path is based on two main considerations. First, the use of two filters ensures that the correct phase relationship can be met over a wide frequency tuning range as both filters could be tuned synchronously. Second, due to the use of the BSF in the parallel path, the passband gain is not reduced when the signals from the two paths are subtracted.
As a vehicle to illustrate the proposed concept, a simple static passive filter circuit shown in Fig. 2(a) is first analyzed. A parallel LC section [bandstop (BS)] is connected in parallel with a series LC section [bandpass (BP)]. The circuit creates two TZs, one on each side of the passband as shown in Fig. 2(a) .
The input admittance Y in is given by
By setting the numerator of Y in = 0, the two TZ frequencies can be obtained as
where
3 nH, and C 3 = 5.9 pF, the TZ frequencies are calculated as 922.3 MHz and 1.07 GHz, which match exactly with the simulation as shown in Fig. 2(a) . A drawback of this circuit is that due to the cancellation of the poles by the zeros, the ultimate OOB rejection is very low. To overcome this problem, a higher order (sixth) BPF can be used instead [ Fig. 2(b) ]. This configuration maintains the TZs at the same position and the ultimate rejection is better compared with that of Fig. 2(a) . In the simulation, L 1 = L 4 = 20 pH, C 1 = C 4 = 1.27 nF, and L 2 = 200 nH, C 2 = 0.13 pF, L 3 = 4.3 nH, and C 3 = 5.9 pF with terminations of 50 . A similar concept is also shown recently in [43] to create high-Q BPFs with quasi-elliptic frequency response using acoustic wave lumped element resonators.
However, as shown in Fig. 2(a) , the OOB rejection is poor due to the cancellation of poles.
To improve the OOB rejection and create the TZs, the difference in the number of resonators between the BPF and BSF should be 2n, where n = 0, 1, 2, . . . to fulfill the phase requirement.
III. PROPOSED FILTER DESIGN
In this section, we will describe the initial design of the proposed filter. The design follows the sixth-order BPF + second-order BSF from Fig. 2(b) . Parallel LC tanks can be replaced by their N-path counterparts. The series LC tank (L 2 and C 2 ) in Fig. 2(b) can be transformed into a shunt parallel LC tank by two impedance inverters represented by the "J" blocks as shown in Fig. 3(a) . The impedance inverters can be implemented with active gyrators formed by back-to-back g m cells [17] as shown in Fig. 3(b) . A network connected to one port of a gyrator is seen as its dual network in the second port. The active gyrator ensures that the impedance inverting property can be realized over a wide frequency tuning range.
The grounded LC resonators can be implemented with a shunt configuration of N-path filters [16] and the floating BS resonator can be implemented with a series configuration of N-path filters [44] as shown in Fig. 3(c) and (d) .
Assuming the same BW for the RLC resonator and the N-path switched capacitor resonator, the corresponding R B , C B , and L B values for the N-path BPF and R N , C N , and L N values for the N-path BSF can be obtained using state-space analysis [16] , [36] as follows:
is the duty cycle of the clock, and m = 2 for single-ended circuits and m = 8 for the differential circuits [44] .
To increase the gain, reduce the NF and increase the dynamic range (DR) of the filter, the first gyrator is replaced with a single g m cell (amplifier) [17] . This effectively transforms the sixth-order (three-pole) BPF prototype into a cascade of a second-order (one-pole) filter with a fourth-order (second-pole) filter. The OOB roll-off of the BPF still follows a three-pole characteristic due to the impedance isolation by g m1 .
A differential configuration is exploited for the filter design. The g m cells are implemented with self-biased inverters except g m4 as shown in Fig. 4(b) . A current starving selfbiased inverter is used for g m4 to control the g m , which is necessary for better matching of the two paths to create TZs. Two negative resistors made of back-to-back inverters are added after the second and third BP resonators to increase the quality factor (Q) of the resonators. These negative resistors have a separate supply voltage (V D D1 ) with a nominal value of 1.2 V. However, a large amount of negative admittance reduces the DR as well as reduces the linearity and increases the power dissipation. To make the gyrator stable, two-diodeconnected inverters are added at the output of the filter to provide common mode feedback. To increase the gain and to reduce the noise, g m2 is made larger than g m3 . The various g m values, output impedance r o values, and the baseband capacitor C BB value are listed in Table I . The filter is capable of frequency tuning by changing the LO frequency. A snapshot The input impedance of the receiver Z in is defined as the ratio of the fundamental components of voltage and current at the input port. Following the procedure in [11] , Z in of the filter at the resonant frequency f s can be found as: (9) where N is the number of clock phases and Z BB is the impedance of baseband capacitor C BB . The values of R f 1 (4.6 k ) and g m1 (77.58 mS) are chosen properly for input impedance matching. 
IV. LINEARITY ANALYSIS
In this section, we will analyze the benefits of creating TZs in terms of linearity. To determine the receiver input-referred third-order intercept point (IIP3), the level of in-band thirdorder intermodulation (IM3) products of any two blockers should be investigated. For two blockers with frequencies of f BLK1 and f BLK2 (Fig. 5) , the in-band IM3 product is
and the other term 2 f BLK2 − f BLK1 falls outside of the RX band. The output of a system can be modeled as 3 , where the input is x(t). If two sinusoidal signals with amplitude A 1 and A 2 are applied to the system, the resulting IM3 and IIP3 are [45] 
where A 1 and A 2 represent the amplitudes of two blockers. The IIP3 of the entire receiver unit can be found as follows:
where P BLK is the blocker power level and A v−Rx is the gain of the entire filter. The filter provides different rejections, R BLK1 and R BLK2 , for the two blockers at f BLK1 and f BLK2 , respectively. Fig. 5 shows the filtering behavior for the proposed filter and an all-pole filter in the presence of two blockers. The IM3 level at the filter output is given by [26] 
The goal is to make the A IM3 smaller to increase the overall IIP3. The overall IIP3 improvement is
The improvement in linearity by adding the TZ can be seen by comparing the proposed filter with an all-pole filter with the same order and a similar gain. As an example, if the proposed filter provides a 15-dB extra attenuation at f BLK1 and an 8-dB worse attenuation compared with an all-pole filter at f BLK2 , then according to (13) , the IIP3 improvement is 11 dB. As a result, the proposed filter provides better linearity compared with an all-pole filter with a similar gain.
V. NONIDEAL EFFECTS
A. Parasitic Capacitance
Due to the parasitic capacitance at different nodes of the filter, the expected dual-TZ behavior cannot be achieved as shown in the postlayout simulation (Fig. 6 ) of the proposed filter structure [ Fig. 3(e) ].
In this section, we will analyze the parasitic capacitance effect on both the BPF and BSF. Even though the effect of parasitic capacitance on BP N-path filters has been analyzed in [17] , the resulting expressions do not provide much design insight due to their complexity. In this paper, we will analyze the parasitic capacitance effect for both BP and BS resonators using a passive RLC resonator as an equivalent circuit. Fig. 7 (a) and (b) shows the RLC and N-path BP and BS resonators with parasitic capacitances (C P , C S , and C L ).
The transfer function for the grounded LC resonator with input parasitic capacitance C p is
where K = R B R SWB and
Assuming the switch on resistance R SW N is small in Fig. 7(b) , the transfer function for the floating LC resonator with source and load parasitic capacitance C s and C L can be found as and
From (16), we can find the frequency shifting of the BP resonator due to C P
Similarly, the frequency shifting of the BS resonator can be obtained as
The parasitic capacitance for the BSF includes contributions from the top side of the switches, RF signal routing line, top and bottom plates of the metal-insulator-metal (MIM) capacitors, and the input capacitance of the main signal path. As a result, there is crosstalk among the four clock paths since C P is interacting with C 1 -C 4 during each clock phase. Fig. 9(a) and (c) shows the simulated and theoretical behavior (14) for the BP resonator with parasitic capacitance. Here, we assume R s = 50 , C B = 121.8 pF, C BB = 4/π 2 × C B = 49.3 pF, C N = 3 pF, R sw = 10 , and R L = 1 k . Due to the impact of C P , the center frequency decreases slightly as shown in Fig. 9(a) and the insertion loss increases due to crosstalk.
In contrast to the BPF, the center frequency of the BSF does not change much (Fig. 9) . The baseband capacitor for the BS is small (1.13 pF) in our proposed filter implementation. However, both the magnitude and phase responses show asymmetric behavior due to the parasitic capacitance as shown in Fig. 9(b) and (d) .
Parasitic-induced phase shifting of the BSF is shown in Fig. 9(f) . Due to the phase asymmetry, it is difficult to generate two TZs as the phase requirement does not fulfill simultaneously on both sides of the passband (Fig. 8) . Section VI-A will discuss techniques to overcome this problem. 
B. Clock Duty Cycle
In this section, we will consider the clock duty cycle effect. The finite rise and fall time are considered as part of the overall duty cycle reduction (Fig. 10) .
To find the transfer function H tot (s) of the filter, the switches and capacitors are substituted with an equivalent baseband capacitor of C BB /D. After that, we find the transfer function H LPF (s) of the baseband equivalent circuit. Then, we translate H LPF (s) in frequency into ω L O and multiply the resulting transfer function by sinc 2 (π/D) [16] , [17] , where D is the effective duty cycle of the clock. The effective duty cycle D = PW + t r + t f /2 because the switches are turned ON halfway in both the clock rise and fall times.
According to the principle mentioned earlier, Fig. 11 is used to find the transfer function of the corresponding baseband structure.
where H DC ≈ g m1 /g m3 is the transfer function without the baseband capacitors in Fig. 11 . The effect of the clock duty cycle on the proposed filter is shown in Fig. 12 . If the duty cycle of the clock D is smaller than 1/N, all switches are periodically OFF for some time in each cycle and the output signal of the N-path filter tracks the input signal, resulting in higher input impedance for frequencies far away from the switching frequency and its odd harmonics, which then translates into less OOB rejection [35] . Fig. 11 . Low-pass equivalent circuit of the filter in Fig. 3(e) . Effect (simulated) of duty cycle on filter frequency response. Although the plot is created at 1 GHz, the effect is similar at other frequencies. On the other hand, if D > (1/N), two switches will be ON at the same time, which results in undesired charge sharing between capacitors and hence a degradation of the insertion loss. A careful layout is necessary to ensure D close to 1/N and to increase the matching between different clock phases.
The simplified block diagram of quadrature clock generator is shown in Fig. 13 [46] . A master clock (CLK) at four times the switching frequency is applied from off-chip. will be slightly lower than 1/N, which can be compensated by slight tuning of the clock bias voltage V C L K . To reduce even-order harmonics, a differential clocking scheme is utilized. It is important to carefully draw the layout of the clock generation circuitry to ensure good phase matching between the different paths.
VI. IMPROVED ARCHITECTURE
A. Dual-TZ Creation Strategy
As mentioned above in Section V-A, it is difficult to simultaneously control the TZs on both sides of the passband due to the parasitics. The TZ on one side of the passband can be made deeper but at the penalty of a shallower TZ on the other side (Fig. 6 ). To overcome this problem, a second BS section is added to give us more degrees of freedom in adjusting the frequency responses of the two signal paths. This addition can be justified in terms of circuit area because the BS resonators are purposefully designed to have a larger BW, and therefore uses much smaller capacitors. To avoid mutual interaction between two BS sections, the second BS section is connected before the output buffer. Putting a buffer after second BSF makes the performance slightly better; however, there is associated power dissipation with the buffers. Without the buffer, the phase response is still acceptable and two notches can still be generated.
It is well known that in a N-path filter, the input signal experiences downconversion along with low-pass filtering passing through the switches to the capacitors and the same switches upconvert the filtered capacitor voltages to the output node [16] . As a result, it is possible to analyze the corresponding baseband version of the filter with a second high-pass filter (HPF) as shown in Fig. 14 . The LPF is considered as a single pole for simplicity. The transfer function of the filter can be written as
where P 1 , P 2 , and P 3 are the poles of low-pass filter (LPF) and HPF, respectively. To create TZ at a particular frequency, the real part and the imaginary part of the numerator of (22) should be zero at that particular frequency. However, this condition can be accomplished by multiple different gain (α, β1, and β2) and pole (P 1 , P 2 , and P 3 ) locations. For example, one possible solution is to set the LPF gain as
To obtain a positive α (which is necessary for real frequency TZ creation), two conditions need to be fulfilled, either: 1) X < 0 and (X 2 − 4P 1 (P 2 + P 3 )Y ) (1/2) > 0 or 2) X > 0 and Y < 0. However, there are many possible choices to fulfill the criteria. Assuming β 1 > β 2 , the TZ frequency can be chosen as
As an example, if we choose α = 20, β 1 = 10, β 2 = 8, P 1 = 10 MHz, P 2 = 20 MHz, and P 3 = 15 MHz, then according to (29) , two TZ frequencies will be ±17 MHz. After upconversion to f L O = 1 GHz, the two TZ frequencies will be 1017 and 983 MHz. The simulated filter responses with one and two BS paths are compared in Fig. 15 .
We plot the magnitude and phase responses of a BP + 1BS filter with or without parasitics along with a BP + 2BS filter with parasitics in Fig. 16 . Adding an extra BS section helps to maintain the symmetric phase at some particular frequencies and dual TZs can still be obtained. In the BP+2BS configuration, it is always possible to create sharp TZs on both sides of the passband, suitable for the desired application of suppressing strong blockers close to the desired channel. The g m values used in the simulation are g ma = 27.58 mS, g mb = 29.36 mS, g mc = 24.5 mS, and C p = 40 fF, C p1 = 20 fF. The Q of the tank is specified as 35.
B. Improved Filter Design
The schematic of the improved tunable filter with dual TZs is shown in Fig. 18 . By setting s = 0 and D = 1/N in (20) , the center frequency gain of the filter can be found as
To increase the gain of the filter, g m1 needs to be increased and g m3 needs to be reduced. However, increasing g m1 increases the power consumption and reduces IIP3. Reducing g m3 reduces the BW of the filter. A compromise between gain, NF, area, and power consumption needs to be reached when determining the g m1 and g m3 values. Fig. 19 shows a simplified schematic of the filter to calculate the stopband rejection A sb (difference between the passband and stopband voltage gains) of the filter. A sb can be found, assuming a perfect duty cycle, as
We would like to reduce R sw , g m2 , and g m3 to increase the stopband rejection. The BW shrinks if either g m2 and g m3 is reduced. From noise point of view, we would like to increase g m2 and reduce g m3 .
As shown in Fig. 20 , the proposed filter is compared with a 6th-order all-pole BPF. The filter has more close-in selectivity (∼20 dB better at a 40-MHz offset) compared with the all-pole filter due to the creation of close-in TZ. The ultimate OOB rejection is worsened due to the cancellation of the BP poles. However, the rejection is still relatively high (40-50 dB) and additional low-Q BPFs could be easily integrated to provide further suppression.
Slight tuning of the clock bias voltage also helps to create deeper TZs because it can compensate for the nonideal duty cycle due to parasitics, layout imperfections, and finite switching time (Fig. 10) . However, this does not shift the TZ frequency significantly. The simulated frequency response of the filter with different clock bias voltages is shown in Fig. 17 .
A common drawback of N-path filtering is the harmonic folding associated with their time-variant nature [16] . Due to the comb-filter like characteristic, an N-path filter folds back from input frequencies around (K N ±1) f s to the desired band around f s , where f s is the switching frequency. The strongest term that results in downconversion in a four-path filter is the third harmonic. As a result, increasing the number of paths will increase the distance between f s and the first folded component around (N − 1) f s . However, generating nonoverlapping clocks with a high number of phases is difficult at RF as it generally requires very high frequencies (N times the switching frequency). Also, the dynamic power dissipation and parasitic capacitance also increase due to the use of high number of phases.
There are two options to counteract this problem. A lowpass prefilter can be used in front of the N-path filter to sufficiently suppress harmonic folding, which does not necessarily have to be tunable. In a differential configuration, second harmonic folding is cancelled, which relaxes the prefilter transition band. The alternate option is to use harmonic rejection mixers instead of simple switches that are commonly used in the N-path filter. However, each harmonic rejection mixer requires roughly N switches and impedances. This means that the area required for switches and impedances scales with N 2 , which may be problematic for large N [47] .
C. Noise Analysis
The equivalent noise modelS for all the sources are shown in Fig. 22, where V n=1,2,3,4 ,5 represent the switch resistance noise of different N-path sections and I n=2, 3, 4, 5 represent the noise contribution of the G m cells and r o1 , r o2 , r o4 , and r o5 on each node. The low pass counterpart of the filter is used to find the noise transfer function from the noise sources to the baseband voltages and the noise transfer function to the output can be obtained by superposition with a scaling factor of sinc 2 (π/N) [17] . The noise contributions from each of the noise sources are calculated separately and the total output noise is divided by the gain of the filter to find the input-referred noise. As an example, the noise current due to g m1 is 4kT γ g m1 and the noise excess factor due to g m1 will Monte Carlo simulation of the maximum TZ depth with PVT variations in 100 runs. same procedure. Assuming that the RF input port is matched to the antenna and g m2 g m3 R 2 sw 1, the noise factor of the receiver is given by 
where γ is the noise parameter of the MOSFET and R BS1 and R BS2 are the insertion losses of the BS filters at the center frequency.
There is an additional contribution to the noise factor due to noise folding. The noise folding mechanism is shown in Fig. 23 . The noise sources located at (1 + k N) f L O fold back to f L O with a gain of 1/|1 + K N|, where k = ±1, ±2 . . . and k = 0. For N = 4, the first folding starts from the third harmonic and the folding back gain is 1/3 or −9.54 dB. For each of the noise source, the additional factor due to noise folding is (28) where n indicates the harmonic number of f s , H n,R F ( j ω) is the nth harmonic transfer function associated with the frequency n f s , and N s represents different noise sources. However, the output noise around the LO harmonics is much smaller compared with the LO first harmonic [13] , [48] .
The noise contribution from g m4 and g m5 is negligible at the center frequency due to the use of BSFs after those blocks. The noise transfer function of R sw for the BP resonators is a notch function and therefore the noise contribution of switches used in the BP resonators is relatively suppressed at the center frequency of the filter. On the other hand, the noise transfer function of R sw for the BS resonators is a BP structure. However, the effect is negligible due to the use of BSFs after those blocks. From (30), we can see that the noise factor is significantly reduced by increasing g m1 . However, there is a tradeoff between noise, power consumption, and the linearity. The linearity degrades and the power consumption increases if we make g m1 very large.
VII. FILTER IMPLEMENTATION DETAILS
Large nMOS RF switches of W/L = 80 μm/60 nm (on-resistance of approximately 4.2 ) are used to reduce the noise, nonlinearity, and mismatch between them. The switches are driven by 25% duty cycle four-phase nonoverlapping clocks. Baseband capacitors are made differential in the BP section to save area. The MIM capacitors with underlying metal are used for the baseband capacitors. The resistors are realized with an N+ poly resistor without silicide. Each switch is biased at 900-mV dc voltage (VCLK) to provide a full 1.2 V swing to maximize the linearity of the switches. The g m5 cell is shown in the inset of Fig. 18 . The negative sign in Fig. 14 can be easily obtained by flipping the connection of the top BSF in a differential configuration.
The Monte Carlo simulation of TZ depth with PVT variations in 100 runs is shown in Fig. 21 . The TZ depth varies from 66 to 73 dB at different process corners. The simulated group delay of the proposed filter is shown in Fig. 24 . The addition of the TZs does not significantly affect the group delay variation for in-band signals. However, the group delay variation at the TZ frequencies is not very important as the filter provides high attenuation at those frequencies.
VIII. MEASUREMENT RESULTS
The filter is fabricated in a 65-nm CMOS technology. The chip has an area of 2.4 mm 2 including bonding pads (Fig. 25) .
The chip is wirebonded and tested on a printed circuit board. An off-chip balun (MACOM MABA-010247-2R1250) is used to transform a single-ended signal into a differential signal. The typical insertion loss of the balun is 1 dB. Fig. 26(a) and (b) shows the measured S 21 and S 11 over the entire tuning range of 0.1-1.4 GHz. The filter shows a gain of 21.5-24 dB and a 3-dB BW of 9.8-10.2 MHz. The parasitic capacitance at each node of the filter modifies the equivalent resistance of that node. As a result, the Q-factor of the filter decreases for higher center frequencies and reduces the gain. The filter draws 27.3 mA, each output buffer draws 4.7 mA, and the LO chain draws 3.9 to 22.7 mA from 1.2 V in the whole tuning range. The LO feedthrough to the input port of the filter is −58 dBm at a center frequency of 1 GHz. Fig. 26(c) shows the S-parameters of the filter at 1 GHz. At 1 GHz, the filter has a 23-dB gain with a passband ripple of 0.6 dB and a 3-dB BW of 9.8-10. in Fig. 18 . Example measurement results at a center frequency of 1 GHz are shown in Fig. 26(d) . The measurement results show approximately 20 MHz of the TZ frequency tuning on both sides of the passband. Tuning of g m4 also helps to shift the TZ frequency because it changes the BS gain. As the TZs move closer to the passband, the TZ rejection reduces because of a deterioration in the phase matching criteria.
A. Frequency Response
B. Noise Figure
Over the tuning range of 0.1-1.4 GHz, the filter has a measured NF of 3-4.2 dB. The theoretical, simulated, and measured NFs of the filter over the tuning range are shown in Fig. 27(a) . For the theoretical noise calculation, R BS1 = R BS2 ≈ 30. The NF is higher at high frequencies as the gain of the filter decreases. The off-chip balun loss is de-embedded in the NF measurement.
The measured NFs with various blocker power levels are shown in Fig. 27(b) with f L O = 1 GHz. In this test, the Measured NF of the filter over (a) frequency tuning range, (b) blocker power, and (c) blocker frequency (offset from the carrier frequency).
blocker is placed at the TZ frequency (∼40 MHz offset). The NF increases with increasing blocker power due to reciprocal mixing of the blocker and the LO phase noise. The proposed filter can tolerate an 8-dBm blocker with NF<10 dB.
Simulations are carried out to demonstrate the effect of reciprocal mixing. When the blocker mixes with LO phase noise, it deposits additional noise in the RX channel proportional to the blocker amplitude. The simulated phase noise of on-chip four-phase LO signals (S 1 , S 2 , S 3 , and S 4 ) with a frequency of 1 GHz from a noisy external signal generator (Keysight E8663D) with frequency of 4 f lo is shown in Fig. 28(a) . The SSB phase noise at various frequency offsets (e.g., −143 dBc/Hz at the 100-kHz offset) is obtained from the equipment data sheet and specified in Spectre to run the simulation. The simulated NFs with the noisy and noiseless external clock generators for different blocker power levels The measured NF at various blocker frequencies with respect to the center frequency (1 GHz) is shown in Fig. 27(c) . The blocker power was set to 0 dBm for this measurement. The measured NF shows a dip at TZ frequency (∼ 40 MHz) due to significant suppression of the blocker at that frequency.
C. Linearity
To evaluate the linearity of the filter, two-tone IIP3 and compression measurements were carried out and results are shown in Fig. 29(a) and (b) . With the filter tuned to 1 GHz, the two tones are placed at 1.002 and 1.003 GHz for the in-band IIP3 measurement, and 1.045 and 1.092 GHz for the OOB IIP3 measurement. The OOB IIP3 and blocker 1-dB compression point (B1dB) are shown in Fig. 29(a) over the whole tuning range. The B1dB is measured by placing an interfering signal at the TZ frequency and observing the compression behavior of the in-band signal while increasing the power of the interferer. B1dB is around 8 dBm over the tuning range. OOB IIP3 and in-band IIP3 measured at a 1-GHz center frequency are shown in Fig. 29(b) .
D. Comparison With Other Works
The proposed filter is compared with the state-of-the-art receivers and filters in Table II . The proposed filter shows advantages in creating two adjustable deep TZs on both sides of the passband with low power consumption. A critical advantage is that TZs can be created extremely close (25 MHz) to the passband.
IX. CONCLUSION
A tunable BPF with two adjustable TZs has been presented in this paper. The TZs are created by the frequency selective cancellation of the transmitted signal from two parallel paths. Due to the tunability of the TZs, the proposed filter can handle strong dynamic blockers in close proximity to the passband and as such can show promises as front-end filters for SDR applications.
